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I. INTRODUCTION

G
ERMANIUM has recently regained attention as a channel material to replace silicon in metal-oxidesemiconductor field-effect transistors (MOSFETs) [1] - [4] . Ge is particularly well suited for p-type devices due to its high hole mobility, which is about four times greater than that of silicon, as well as some processing-related issues, such as dopant solubility and Fermi level pinning at the valence band.
In this letter, we explore the possibility of using Ge as a channel material in p-type MOSFETs with Schottky barrier (SB) contacts or SB-MOSFETs. Our motivation is as follows. Despite their advantages in reducing short-channel effects, SB-MOSFETs have the major drawback that ON-state drain currents I ON are limited by the SBs at the channel/silicide interfaces [5] - [8] . A solution to this problem is to use a channel material with low SB height (SBH) and low effective masses to enhance the tunneling current I tunn in the ON-state. In this respect, Ge p-type SB-MOSFETs are quite promising because a low SBH for holes at Ge/metal interfaces is feasible (∼0 eV or less), and the light hole effective mass m lh of bulk Ge is as low as 0.046 m 0 , where m 0 is the free electron mass [9] - [11] . Devices with nanowire configuration are considered in this letter to assess their ultimate performance limits.
II. SIMULATION APPROACH
The structure of Ge p-type nanowire SB-MOSFETs is shown in Fig. 1 . To describe the hole transport in the Ge channel, we adopted the multiband k · p method [12] . The k · p parameters for Ge have been adjusted, so that the nanowire subband structures of Ge calculated by the k · p method match those by the sp 3 s * tight-binding method [13] . Simple parabolic effective mass Hamiltonians were applied to the metallic source and drain. It was also assumed that the virtual valence band top and the effective mass were 1.0 eV above the Fermi level and 0.5 m 0 in the transport direction, respectively. These values have little effect on the results in this letter.
An accurate calculation of I tunn is vital in any SB-MOSFET simulations, and in this letter, this has been implemented by treating the full-quantum transport of holes. That is, the hole density and current were calculated by self-consistently solving 0741-3106/$31.00 © 2013 IEEE the Poisson's equation and the nonequilibrium Green's function equation [6] with the six-band k · p Hamiltonian with spin-orbit coupling. Ballistic transport was assumed. The coupled modespace k · p method was employed for efficient calculation [12] .
Note that electron current was also calculated in this letter. Since the band gap of Ge in bulk is only 0.66 eV, one should check whether the OFF-current I OFF is limited by the ambipolar current. The electron transport in the n-branch was calculated by considering the eight equivalent Λ valleys of Ge, and the generalized effective mass Hamiltonian with the full inverse mass tensor was used.
III. RESULTS AND DISCUSSION
In our simulations of the Ge p-type nanowire SB-MOSFETs shown in Fig. 1 , the Ge channel with a square cross section of width W is assumed to be intrinsic. The gates surround the channel, and the channel length L is scaled as L = 4 W. The equivalent oxide thickness (EOT) is 1 nm, the SBH is 0.2 eV, and the drain voltage V DD of −0.5 V is applied.
In the following, we first characterize the device performance of Ge p-type nanowire SB-MOSFETs. Fig. 1 shows the drain current-gate voltage (I d −V g ) characteristics of the device of W = 10 nm for the three channel orientations. The currents are ambipolar. Despite the fact that the band gap of Ge is quite small, the electron current in the n-branch has little effect on the OFF-state hole current in the p-branch. The fact that the effective SBH for an electron is considerably raised due to the size quantization effect in nanowires also significantly contributes to the suppression of the electron current. Only the hole current is considered hereafter.
In the hole branch in Fig. 1 , the crossover from the thermionic to the tunneling regimes is seen in the threshold region, which is typical in SB-MOSFETs. That is, in the inset in Fig. 1 where the I tunn contribution to the I d is shown, the regions of V g − V th > V 1 and V g − V th < V 2 correspond to the thermionic-and tunneling-current dominant regimes, respectively, and between them, there is a transition region, where we measure the subthreshold swing (SS).
As shown in Fig. 1 , the current level of the [111]-oriented device is about 2.5 times larger than that of the [100]-oriented device. The normalized I ON (divided by W ) versus W in Fig. 2(a) consistently shows the behavior for the range of W = 3−10 nm. I ON was calculated with V DD = −0.5 V after the adjustment of the gate work function such that I OFF = 10 nA/μm. Note that the increase in I ON with the decrease in W is usually observed in ballistic transistor simulations regardless of whether the contacts are ohmic or Schottky.
The dependence of the SS on W is shown in Fig. 2(b) . As W is reduced, the SS improves, which is due to the fact that current injection is enhanced with improved gate controllability at smaller W . The SS in the [111]-oriented devices is steeper than that in the [100]-oriented devices, which can be also clearly shown in Fig. 1 . The superiority of the [111] channel orientation with respect to the SS is particularly noteworthy. For the [111] channel orientation, the device with W = 10 nm already achieves an SS of 100 mV/decade or below, whereas W should be reduced to about 6 nm to achieve the same SS for Another important factor that affects I tunn is the size quantization effect. This effectively raises the SBH by the quantization energy φ Q , which sharply increases as W is reduced below 5 nm [see Fig. 2(c) ]. The [100]-oriented device is most disadvantageous. The size quantization effect further lowers the device performance of the [100]-oriented device in comparison with the other orientations. In addition, note the fact that the dependence of I ON on SBH is more sensitive in the [100]-oriented device than in the other devices, as shown in Fig. 2(d) , which implies greater variability in the device. Fig. 3 (a) and (b) shows the tunneling distance d tunn in the ON-state, which is defined to be the thickness of SB at the source Fermi level. As expected, the shortening of d tunn with the decrease in EOT is observed. Our calculation shows that d tunn is shortened by about 0.7 nm as EOT is reduced by 1.0 nm, leading to a rough estimation that d tunn linearly scales with EOT.
The aforementioned results for Ge p-type SB-MOSFETs are qualitatively similar to those obtained when Si is used as the channel material [8] . Quantitatively, however, Ge outperforms Si in all aspects, as discussed shortly. The lighter m lh of the former is considered the main factor in the significant difference. For instance, the m lh value of Ge and Si are 0.082 m 0 and 0.134 m 0 , respectively, for a nanowire of W = 5 nm in the [111] direction.
The I ON of Ge channel devices is about 15%-30% larger than that of Si devices. This translates into the EOT gain of 0.2 nm [see Fig. 3(c) ]. That is, in achieving the same I ON , the EOT of Ge channel devices can be larger by the amount of the EOT gain in comparison to the Si channel devices. Note that the same SBH of 0.2 eV was used in this letter for both Ge and Si channel devices. Considering the fact that the SBH for holes of the former is expected to be lower than that of the latter, the difference in I ON can be further increased. When it comes to SS, there is an even larger EOT gain of 0.5 nm, as shown in Fig. 3(d) . For instance, to achieve an SS of 85 mV/decade, the EOT of the Si devices should be as small as 0.6 nm, whereas the EOT of the Ge devices can be 1.1 nm. Considering the gate leakage reduction associated with a thicker gate oxide, such an amount of EOT gain is quite significant.
IV. CONCLUSION
The device performance of SB-MOSFETs largely depends on how well current can be injected into the channel. In this respect, m lh is the most important factor. Due to the small m lh of Ge in the [111] direction, Ge p-type nanowire SB-MOSFETs oriented in this direction show superior performance to the other two orientations considered. In comparison to Si as a channel material, Ge is more desirable. Our calculations predict that Ge channel devices should have an EOT gain of 0.2-0.5 nm over Si channel devices.
